Cypress Semiconductor STK12C68-5 Manuel d'utilisateur

Naviguer en ligne ou télécharger Manuel d'utilisateur pour Non Cypress Semiconductor STK12C68-5. Cypress Semiconductor STK12C68-5C35M datasheet: pdf Manuel d'utilisatio

  • Télécharger
  • Ajouter à mon manuel
  • Imprimer
  • Page
    / 18
  • Table des matières
  • MARQUE LIVRES
  • Noté. / 5. Basé sur avis des utilisateurs
Vue de la page 0
STK12C68-5 (SMD5962-94599)
64 Kbit (8K x 8) AutoStore nvSRAM
Cypress Semiconductor Corporation 198 Champion Court San Jose, CA 95134-1709 408-943-2600
Document Number: 001-51026 Rev. ** Revised March 02, 2009
Features
35 ns and 55 ns access times
Hands off automatic STORE on power down with external
68 µF capacitor
STORE to QuantumTrap™ nonvolatile elements is initiated
by software, hardware, or AutoStore™ on power down
RECALL to SRAM initiated by software or power up
Unlimited Read, Write, and Recall cycles
1,000,000 STORE cycles to QuantumTrap
100 year data retention to QuantumTrap
Single 5V+10% operation
Military temperature
28-pin (300mil) CDIP and 28-pad LCC packages
Functional Description
The Cypress STK12C68-5 is a fast static RAM with a nonvol-
atile element in each memory cell. The embedded nonvolatile
elements incorporate QuantumTrap technology producing the
world’s most reliable nonvolatile memory. The SRAM provides
unlimited read and write cycles, while independent nonvolatile
data resides in the highly reliable QuantumTrap cell. Data
transfers from the SRAM to the nonvolatile elements (the
STORE operation) takes place automatically at power down.
On power up, data is restored to the SRAM (the RECALL
operation) from the nonvolatile memory. Both the STORE and
RECALL operations are also available under software control.
A hardware STORE is initiated with the HSB
pin.
Logic Block Diagram
STORE/
RECALL
CONTROL
POWER
CONTROL
SOFTWARE
DETECT
STATIC RAM
ARRAY
128 X 512
Quantum Trap
128 X 512
STORE
RECALL
COLUMN I/O
COLUMN DEC
ROW DECODER
INPUT BUFFERS
OE
CE
WE
HSB
V
CC
V
CAP
A
0
- A
12
A
0
A
1
A
2
A
3
A
4
A
10
A
5
A
6
A
7
A
8
A
9
A
11
A
12
DQ
0
DQ
1
DQ
2
DQ
3
DQ
4
DQ
5
DQ
6
DQ
7
[+] Feedback
Vue de la page 0
1 2 3 4 5 6 ... 17 18

Résumé du contenu

Page 1 - STK12C68-5 (SMD5962-94599)

STK12C68-5 (SMD5962-94599)64 Kbit (8K x 8) AutoStore nvSRAMCypress Semiconductor Corporation • 198 Champion Court • San Jose, CA 95134-1709 • 408-943-

Page 2

STK12C68-5 (SMD5962-94599)Document Number: 001-51026 Rev. ** Page 10 of 18SRAM Write CycleParameterDescription35 ns 55 ns UnitMin Max Min MaxCypressP

Page 3

STK12C68-5 (SMD5962-94599)Document Number: 001-51026 Rev. ** Page 11 of 18AutoStore or Power Up RECALLParameter Alt DescriptionSTK12C68-5UnitMin MaxtH

Page 4

STK12C68-5 (SMD5962-94599)Document Number: 001-51026 Rev. ** Page 12 of 18Software Controlled STORE/RECALL CycleThe software controlled STORE/RECALL c

Page 5

STK12C68-5 (SMD5962-94599)Document Number: 001-51026 Rev. ** Page 13 of 18Hardware STORE CycleParameter Alt DescriptionSTK12C68-5UnitMin MaxtSTORE [9,

Page 6

STK12C68-5 (SMD5962-94599)Document Number: 001-51026 Rev. ** Page 14 of 18Speed:35 - 35 ns55 - 55 nsPackage:C = Ceramic 28-pin 300 mil DIP (gold lead

Page 7

STK12C68-5 (SMD5962-94599)Document Number: 001-51026 Rev. ** Page 15 of 18Ordering InformationSpeed (ns) Ordering Code Package Diagram Package Type Op

Page 8

STK12C68-5 (SMD5962-94599)Document Number: 001-51026 Rev. ** Page 16 of 18Package DiagramsFigure 15. 28-Pin (300-Mil) Side Braze DIL (001-51695)001-5

Page 9

STK12C68-5 (SMD5962-94599)Document Number: 001-51026 Rev. ** Page 17 of 18Figure 16. 28-Pad (350-Mil) LCC (001-51696)Package Diagrams (continued)1. A

Page 10 - SRAM Write Cycle

Document Number: 001-51026 Rev. ** Revised March 02, 2009 Page 18 of 18AutoStore and QuantumTrap are registered trademarks of Cypress Semiconductor Co

Page 11 - HRECALL

STK12C68-5 (SMD5962-94599)Document Number: 001-51026 Rev. ** Page 2 of 18PinoutsPin DefinitionsPin Name Alt IO Type DescriptionA0–A12Input Address Inp

Page 12

STK12C68-5 (SMD5962-94599)Document Number: 001-51026 Rev. ** Page 3 of 18Device OperationThe STK12C68-5 nvSRAM is made up of two functional compo-nent

Page 13

STK12C68-5 (SMD5962-94599)Document Number: 001-51026 Rev. ** Page 4 of 18Figure 4. AutoStore Inhibit ModeIf the power supply drops faster than 20 us/

Page 14

STK12C68-5 (SMD5962-94599)Document Number: 001-51026 Rev. ** Page 5 of 184. Read address 0x1FFF, Valid READ5. Read address 0x10F0, Valid READ6. Read a

Page 15

STK12C68-5 (SMD5962-94599)Document Number: 001-51026 Rev. ** Page 6 of 18Best PracticesnvSRAM products have been used effectively for over 15years. Wh

Page 16

STK12C68-5 (SMD5962-94599)Document Number: 001-51026 Rev. ** Page 7 of 18Maximum RatingsExceeding maximum ratings may shorten the useful life of thede

Page 17

STK12C68-5 (SMD5962-94599)Document Number: 001-51026 Rev. ** Page 8 of 18Data Retention and EnduranceParameter Description Min UnitDATARData Retention

Page 18 - PSoC Solutions

STK12C68-5 (SMD5962-94599)Document Number: 001-51026 Rev. ** Page 9 of 18AC Switching Characteristics SRAM Read CycleParameterDescription35 ns 55 ns

Commentaires sur ces manuels

Pas de commentaire