Cypress Semiconductor CY7C68016A Guide de l'utilisateur

Naviguer en ligne ou télécharger Guide de l'utilisateur pour Non Cypress Semiconductor CY7C68016A. Cypress Semiconductor CY7C68016A User guide [en] Manuel d'utilisatio

  • Télécharger
  • Ajouter à mon manuel
  • Imprimer
  • Page
    / 72
  • Table des matières
  • MARQUE LIVRES
  • Noté. / 5. Basé sur avis des utilisateurs
Vue de la page 0
CY7C68013A, CY7C68014A
CY7C68015A, CY7C68016A
EZ-USB
®
FX2LP™ USB Microcontroller
High-Speed USB Peripheral Controller
Cypress Semiconductor Corporation 198 Champion Court San Jose, CA 95134-1709 408-943-2600
Document Number: 38-08032 Rev. *X Revised January 15, 2015
EZ-USB FX2LP™ USB Microcontroller High Speed USB Peripheral Controller
Features
USB 2.0 USB IF Hi-Speed certified (TID # 40460272)
Single-chip integrated USB 2.0 transceiver, smart SIE, and
enhanced 8051 microprocessor
Fit-, form-, and function-compatible with the FX2
Pin-compatible0
Object-code-compatible
Functionally compatible (FX2LP is a superset)
Ultra-low power: I
CC
no more than 85 mA in any mode
Ideal for bus- and battery-powered applications
Software: 8051 code runs from:
Internal RAM, which is downloaded through USB
Internal RAM, which is loaded from EEPROM
External memory device (128-pin package)
16 KB of on-chip code/data RAM
Four programmable BULK, INTERRUPT, and
ISOCHRONOUS endpoints
Buffering options: Double, triple, and quad
Additional programmable (BULK/INTERRUPT) 64-byte
endpoint
8-bit or 16-bit external data interface
Smart media standard ECC generation
GPIF™ (general programmable interface)
Enables direct connection to most parallel interfaces
Programmable waveform descriptors and configuration
registers to define waveforms
Supports multiple ready (RDY) inputs and control (CTL)
outputs
Integrated, industry-standard, enhanced 8051
48-MHz, 24-MHz, or 12-MHz CPU operation
Four clocks per instruction cycle
Two USARTs
Three counter/timers
Expanded interrupt system
Two data pointers
3.3-V operation with 5-V tolerant inputs
Vectored USB interrupts and GPIF/FIFO interrupts
Separate data buffers for the setup and data portions of a
CONTROL transfer
Integrated I
2
C controller; runs at 100 or 400 kHz
Four integrated FIFOs
Integrated glue logic and FIFOs lower system cost
Automatic conversion to and from 16-bit buses
Master or slave operation
Uses external clock or asynchronous strobes
Easy interface to ASIC and DSP ICs
Available in commercial and industrial temperature grades
(all packages except VFBGA)
Features (CY7C68013A/14A only)
CY7C68014A: Ideal for battery-powered applications
Suspend current: 100 A (typ)
CY7C68013A: Ideal for nonbattery-powered applications
Suspend current: 300 A (typ)
Available in five Pb-free packages with up to 40 GPIOs
128-pin TQFP (40 GPIOs), 100-pin TQFP (40 GPIOs), 56-pin
QFN (24 GPIOs), 56-pin SSOP (24 GPIOs), and 56-pin
VFBGA (24 GPIOs)
Features (CY7C68015A/16A only)
CY7C68016A: Ideal for battery-powered applications
Suspend current: 100 A (typ)
CY7C68015A: Ideal for nonbattery-powered applications
Suspend current: 300 A (typ)
Available in Pb-free 56-pin QFN package (26 GPIOs)
Two more GPIOs than CY7C68013A/14A enabling additional
features in the same footprint
For a complete list of related resources, click here.
Errata: For information on silicon errata, see “Errata” on page 67. Details include trigger conditions, devices affected, and proposed workaround.
Vue de la page 0
1 2 3 4 5 6 ... 71 72

Résumé du contenu

Page 1 - FX2LP™ USB Microcontroller

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016AEZ-USB® FX2LP™ USB Microcontroller High-Speed USB Peripheral ControllerCypress Semiconductor Corporation •

Page 2

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 10 of 712.10 Program/Data RAM2.10.1 SizeThe FX2LP has 16 KB of i

Page 3 - Data (8)

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 11 of 71Figure 2-4. External Code Memory, EA = 12.11 Register Ad

Page 4

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 12 of 712.12 Endpoint RAM2.12.1 Size 3 × 64 bytes (Endpoints 0

Page 5

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 13 of 712.12.5 Default Full-Speed Alternate Settings 2.12.6 Defa

Page 6

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 14 of 712.13.3 GPIF and FIFO Clock RatesAn 8051 register bit sele

Page 7

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 15 of 712.18 I2C ControllerFX2LP has one I2C port that is driven

Page 8

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 16 of 713. Pin AssignmentsFigure 3-1 on page 17 identifies all si

Page 9

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 17 of 71Figure 3-1. SignalRDY0RDY1CTL0CTL1CTL2INT0#/PA0INT1#/PA1P

Page 10 - CY7C68015A, CY7C68016A

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 18 of 71Figure 3-2. CY7C68013A/CY7C68014A 128-Pin TQFP Pin Assign

Page 11

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 19 of 71Figure 3-3. CY7C68013A/CY7C68014A 100-Pin TQFP Pin Assign

Page 12

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 2 of 71More InformationCypress provides a wealth of data at www.cy

Page 13

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 20 of 71Figure 3-4. CY7C68013A/CY7C68014A 56-Pin SSOP Pin Assignm

Page 14

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 21 of 71Figure 3-5. CY7C68013A/14A/15A/16A 56-Pin QFN Pin Assignm

Page 15

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 22 of 71Figure 3-6. CY7C68013A 56-pin VFBGA Pin Assignment – Top

Page 16

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 23 of 713.1 CY7C68013A/15A Pin DescriptionsTable 10. FX2LP Pin D

Page 17

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 24 of 7134 28 – – BKPT Output L L Breakpoint. This pin goes active

Page 18

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 25 of 7184 69 42 35 8F PA2 orSLOEI/O/Z I(PA2)Z(PA2)Multiplexed pin

Page 19

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 26 of 7147 37 28 21 4G PB3 orFD[3]I/O/Z I(PB3)Z(PB3)Multiplexed pi

Page 20

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 27 of 71PORT D102 80 52 45 8A PD0 orFD[8]I/O/Z I(PD0)Z(PD0)Multipl

Page 21

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 28 of 71110 88 – – – PE2 orT2OUTI/O/Z I(PE2)Z(PE2)Multiplexed pin

Page 22

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 29 of 719 8 – – – RDY5 Input N/A N/A RDY5 is a GPIF input signal.6

Page 23

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 3 of 71Cypress’s EZ-USB® FX2LP (CY7C68013A/14A) is a low-power ve

Page 24

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 30 of 7130 24 – – – T1 Input N/A N/A T1 is the active HIGH T1 sign

Page 25

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 31 of 714. Register SummaryFX2LP register bit definitions are des

Page 26

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 32 of 712 reservedE618 1 EP2FIFOCFG[13] Endpoint 2 / slave FIFO co

Page 27

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 33 of 71E62B 1 ECC1B1 ECC1 Byte 1 Address LINE7 LINE6 LINE5 LINE4

Page 28

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 34 of 71E65D 1 USBIRQ[14]USB Interrupt Requests 0 EP0ACK HSGRANT U

Page 29

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 35 of 71E6A0 1 EP0CS Endpoint 0 Control and Sta-tusHSNAK 0 0 0 0 0

Page 30

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 36 of 71E6CF 1 GPIFTCB2[13]GPIF Transaction Count Byte 2TC23 TC22

Page 31

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 37 of 71xxxx I²C Configuration Byte 0 DISCON 0 0 0 0 0 400KHZ xxxx

Page 32

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 38 of 71BE 1 GPIFSGLDATLX[15]GPIF Data L w/ Trigger D7 D6 D5 D4 D3

Page 33

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 39 of 715. Absolute Maximum RatingsExceeding maximum ratings may

Page 34

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 4 of 71ContentsApplications ...

Page 35

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 40 of 718. DC Characteristics 8.1 USB TransceiverUSB 2.0 complia

Page 36

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 41 of 719. AC Electrical Characteristics9.1 USB TransceiverUSB 2

Page 37

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 42 of 719.3 Data Memory Read[21]Figure 9-2. Data Memory Read Tim

Page 38

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 43 of 719.4 Data Memory Write[23]Figure 9-3. Data Memory Write T

Page 39

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 44 of 719.5 PORTC Strobe Feature TimingsThe RD# and WR# are prese

Page 40

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 45 of 719.6 GPIF Synchronous SignalsFigure 9-6. GPIF Synchronous

Page 41

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 46 of 719.1 Slave FIFO Synchronous ReadFigure 9-7. Slave FIFO Sy

Page 42

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 47 of 719.8 Slave FIFO Asynchronous ReadFigure 9-8. Slave FIFO A

Page 43

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 48 of 719.9 Slave FIFO Synchronous WriteFigure 9-9. Slave FIFO S

Page 44

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 49 of 719.10 Slave FIFO Asynchronous WriteFigure 9-10. Slave FIF

Page 45

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 5 of 711. Applications Portable video recorder MPEG/TV conversi

Page 46

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 50 of 71There is no specific timing requirement that should be met

Page 47

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 51 of 719.13 Slave FIFO Output EnableFigure 9-14. Slave FIFO Out

Page 48

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 52 of 719.16 Slave FIFO Asynchronous AddressFigure 9-17. Slave

Page 49

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 53 of 71Figure 9-18 on page 52 shows the timing relationship of th

Page 50

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 54 of 71Figure 9-20 shows the timing relationship of the SLAVE FIF

Page 51

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 55 of 719.17.3 Sequence Diagram of a Single and Burst Asynchronou

Page 52

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 56 of 719.17.4 Sequence Diagram of a Single and Burst Asynchronou

Page 53

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 57 of 7110. Ordering InformationOrdering Code DefinitionsTable 32

Page 54

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 58 of 71CYMarketing Code: 7 = Cypress Products7C 68Technology Code

Page 55

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 59 of 7111. Package DiagramsThe FX2LP is available in five packag

Page 56

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 6 of 712.5 USB Boot MethodsDuring the power-up sequence, internal

Page 57

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 60 of 71Figure 11-2. 56-Pin QFN 8 × 8 mm Sawn Version (001-53450)

Page 58

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 61 of 71Figure 11-3. 100-Pin Thin Plastic Quad Flatpack (14 × 20

Page 59

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 62 of 71Figure 11-4. 128-Pin Thin Plastic Quad Flatpack (14 × 20

Page 60

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 63 of 71Figure 11-5. 56-Pin VFBGA (5 × 5 × 1.0 mm) 0.50 Pitch, 0.

Page 61

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 64 of 7112. PCB Layout RecommendationsFollow these recommendation

Page 62

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 65 of 7113. Quad Flat Package No Leads (QFN) Package Design Notes

Page 63

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 66 of 71Acronyms Document ConventionsUnits of MeasureAcronyms Used

Page 64

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 67 of 71ErrataThis section describes the errata for the EZ-USB® FX

Page 65 - 0.013” dia

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 68 of 71Document History PageDocument Title: CY7C68013A, CY7C68014

Page 66

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 69 of 71*K 420505 MON See ECN Remove SLCS from figure in Section 9

Page 67

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 7 of 71The FX2LP jump instruction is encoded as follows:If Autovec

Page 68

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 70 of 71*W 3998554 GAYA 07/19/2013 Added Errata footnote (Note 3).

Page 69

Document Number: 38-08032 Rev. *X Revised January 15, 2015 Page 71 of 71FX2LP is a trademark and EZ-USB is a registered trademark of Cypress Semicond

Page 70

Mouser Electronics Authorized Distributor Click to View Pricing, Inventory, Delivery & Lifecycle Information: Cypress Semiconductor: CY7

Page 71

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 8 of 71If Autovectoring is enabled (AV4EN = 1 in the INTSET-UPregi

Page 72 - Mouser Electronics

CY7C68013A, CY7C68014ACY7C68015A, CY7C68016ADocument Number: 38-08032 Rev. *X Page 9 of 712.9 Reset and Wakeup2.9.1 Reset PinThe input pin, RESET#,

Commentaires sur ces manuels

Pas de commentaire