Cypress Semiconductor Perform STK12C68 Manuel d'utilisateur Page 3

  • Télécharger
  • Ajouter à mon manuel
  • Imprimer
  • Page
    / 22
  • Table des matières
  • MARQUE LIVRES
  • Noté. / 5. Basé sur avis des utilisateurs
Vue de la page 2
STK12C68
Document Number: 001-51027 Rev. *G Page 3 of 22
Pin Configurations
Pin Definitions
Pin Name Alt I/O Type Description
A
0
–A
12
Input Address Inputs. Used to select one of the 8,192 bytes of the nvSRAM.
DQ
0
-DQ
7
Input or Output Bidirectional Data I/O Lines. Used as input or output lines depending on operation.
WE
W
Input Write Enable Input, Active LOW. When the chip is enabled and WE is LOW, data on the I/O
pins is written to the specific address location.
CE E
Input Chip Enable Input, Active LOW. When LOW, selects the chip. When HIGH, deselects the chip.
OE
G
Input Output Enable, Active LOW. The active LOW OE input enables the data output buffers during
read cycles. Deasserting OE
HIGH causes the I/O pins to tristate.
V
SS
Ground Ground for the Device. The device is connected to ground of the system.
V
CC
Power Supply Power Supply Inputs to the Device.
HSB
Input or Output Hardware Store Busy (HSB). When LOW, this output indicates a Hardware Store is in progress.
When pulled low external to the chip, it initiates a nonvolatile STORE operation. A weak internal
pull up resistor keeps this pin high if not connected (connection optional).
V
CAP
Power Supply AutoStore
Capacitor. Supplies power to nvSRAM during power loss to store data from SRAM
to nonvolatile elements.
Figure 1. 28-Pin SOIC/DIP and LLC
Vue de la page 2
1 2 3 4 5 6 7 8 ... 21 22

Commentaires sur ces manuels

Pas de commentaire