Cypress Semiconductor Quad HOTLink II CYV15G0404RB Guide de l'utilisateur

Naviguer en ligne ou télécharger Guide de l'utilisateur pour Horloges murales Cypress Semiconductor Quad HOTLink II CYV15G0404RB. Cypress Semiconductor Quad HOTLink II CYV15G0404RB User`s guide Manuel d'utilisatio

  • Télécharger
  • Ajouter à mon manuel
  • Imprimer
  • Page
    / 92
  • Table des matières
  • MARQUE LIVRES
  • Noté. / 5. Basé sur avis des utilisateurs
Vue de la page 0
Cypress Semiconductor Corporation 3901 North First Street San Jose, CA 95134 408-943-2600
Revised February 2, 2005
Quad Independent Channel
HOTLink II™ CYV15G0404DXB
Video PHY Demonstration Board
Users Guide
[+] Feedback
Vue de la page 0
1 2 3 4 5 6 ... 91 92

Résumé du contenu

Page 1 - Users Guide

Cypress Semiconductor Corporation • 3901 North First Street • San Jose, CA 95134 • 408-943-2600 Revised February 2, 2005Quad Independent ChannelHOTLi

Page 2 - Page 2 of 92

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 10 of 924.3 FPGA and Control ArchitectureThe board contains two

Page 3 - Page 3 of 92

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 11 of 921. Video test pattern generation. For SD-SDI, the FPGA c

Page 4 - LIST OF TABLES

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 12 of 925.0 GUI and Operating ModesPlease refer to Appendix E f

Page 5 - 2.0 Kit Contents

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 13 of 92Table 5-1. Summary of GUI Button Functionality (Shown H

Page 6 - 3.0 Demo Board Features

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 14 of 925.1 Setting the SDI Data RateThe appropriate data rate i

Page 7 - 4.0 Board Architecture

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 15 of 92If the output is to be viewed on a Tektronix WFM 700 wav

Page 8 - 4.2 Clocking Architecture

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 16 of 925.4 Transmit Test PatternFor SD-SDI, the FPGA can be con

Page 9

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 17 of 926.0 Sample Test ProceduresBefore performing the sample

Page 10 - Programmable

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 18 of 92EYE - Displays eye diagramused for jitter analysisPICTUR

Page 11 - 4.4 Power Supply

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 19 of 926.3 TestsThis section contains step-by-step tests for fu

Page 12 - 5.0 GUI and Operating Modes

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 2 of 92TABLE OF CONTENTS1.0 INTRODUCTION ...

Page 13 - [+] Feedback

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 20 of 926.3.2 Generating HD Color Bar Patterns and Reclocking th

Page 14 - 5.1 Setting the SDI Data Rate

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 21 of 92 Figure 6-5. Sample Test 2–Transmits Color Bar Data Via

Page 15 - 5.3 Standard

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 22 of 926.3.3 Using Redundant OutputsThis test shows that primar

Page 16 - 5.5 Status

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 23 of 92Figure 6-7. Sample Test 3–Generate and Transmit Color Ba

Page 17 - 6.0 Sample Test Procedures

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 24 of 92Figure 6-8. GUI Setting for Sample Test 3–Transmit SD-SD

Page 18

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 25 of 926.3.4 Using Selectable Inputs and Automatic Rate Detecti

Page 19 - 6.3 Tests

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 26 of 9215.View the picture display of the signal on the WFM 700

Page 20

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 27 of 92Figure 6-11. GUI Setting for Sample Test 4: Step 6[+] Fe

Page 21

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 28 of 92Figure 6-12. GUI Settings for Sample Test 4: Step 9[+] F

Page 22

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 29 of 927.0 SummaryThe Cypress HOTLink II family of transceiver

Page 23 - Page 23 of 92

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 3 of 92LIST OF FIGURESFigure 2-1. Top View of Video Demo Board .

Page 24 - Page 24 of 92

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 30 of 92Appendix A: Schematics of HOTLink IICYV15G0404DXB Video

Page 25

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 31 of 92Figure A-1. Top Level Schematic112233445566D DC CB BA AL

Page 26

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 32 of 92Figure A-2. USB FX2 Microcontroller112233445566D DC CB B

Page 27 - Page 27 of 92

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 33 of 92Figure A-3. FPGA Top Level112233445566D DC CB BA ALS7652

Page 28 - Page 28 of 92

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 34 of 92Figure A-4. FPGA for Channel A and B112233445566D DC CB

Page 29 - 8.0 References

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 35 of 92Figure A-5. FPGA for Channel C and D112233445566D DC CB

Page 30

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 36 of 92Figure A-6. Parallel Interface Headers112233445566D DC C

Page 31

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 37 of 92Figure A-7. Clocking and PSoC112233445566D DC CB BA ALS7

Page 32

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 38 of 92Figure A-8. HOTLink II CYV15G0404DXB112233445566D DC CB

Page 33 - Linear Syst ems Ltd

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 39 of 92Figure A-9. Serial I/Os Top Level112233445566D DC CB BA

Page 34

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 4 of 92LIST OF TABLESTable 4-1. Interface of Cable Drivers and E

Page 35

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 40 of 92Figure A-10. Serial I/O Interface (Primary)112233445566D

Page 36 - Page 36 of 92

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 41 of 92Figure A-11. Serial I/O Interface (Secondary)11223344556

Page 37

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 42 of 92Figure A-12. Power Supply112233445566D DC CB BA ALS7652C

Page 38 - Page 38 of 92

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 43 of 92Appendix B: PCB Manufacturing Files(GERBER Files)[+] Fee

Page 39

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 44 of 92 Figure B-1. Board Stackup[+] Feedback

Page 40

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 45 of 92Figure B-2. Top Overlay[+] Feedback

Page 41

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 46 of 92 Figure B-3. Top Layer[+] Feedback

Page 42

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 47 of 92 Figure B-4. Top Paste [+] Feedback

Page 43 - (GERBER Files)

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 48 of 92 Figure B-5. Top Solder Mask[+] Feedback

Page 44

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 49 of 92 Figure B-6. Internal Plane 1[+] Feedback

Page 45 - Figure B-2. Top Overlay

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 5 of 921.0 IntroductionThe Quad Independent Channel HOTLink II

Page 46

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 50 of 92 Figure B-7. Internal Plane 2[+] Feedback

Page 47

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 51 of 92 Figure B-8. Midlayer 1[+] Feedback

Page 48

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 52 of 92 Figure B-9. Internal Plane 3[+] Feedback

Page 49

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 53 of 92 Figure B-10. Midlayer 2[+] Feedback

Page 50

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 54 of 92 Figure B-11. Internal Plane 4[+] Feedback

Page 51

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 55 of 92 Figure B-12. Internal Plane 5[+] Feedback

Page 52

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 56 of 92 Figure B-13. Midlayer 3[+] Feedback

Page 53

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 57 of 92 Figure B-14. Internal Plane 6[+] Feedback

Page 54

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 58 of 92 Figure B-15. Midlayer 4[+] Feedback

Page 55

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 59 of 92 Figure B-16. Internal Plane 7[+] Feedback

Page 56

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 6 of 923.0 Demo Board FeaturesThis section highlights the key f

Page 57

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 60 of 92 Figure B-17. Internal Plane 8[+] Feedback

Page 58

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 61 of 92 Figure B-18. Bottom Overlay[+] Feedback

Page 59

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 62 of 92 Figure B-19. Bottom Layer[+] Feedback

Page 60

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 63 of 92 Figure B-20. Bottom Paste[+] Feedback

Page 61

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 64 of 92Figure B-21. Bottom Solder Mask[+] Feedback

Page 62

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 65 of 92Appendix C: PCB Assembly Files(Drill and Assembly)[+] Fe

Page 63

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 66 of 92Figure C-1. Drill Placement[+] Feedback

Page 64 - Page 64 of 92

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 67 of 92Figure C-2. Assembly–Top View[+] Feedback

Page 65 - (Drill and Assembly)

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 68 of 92Figure C-3. Assembly–Bottom View[+] Feedback

Page 66 - Figure C-1. Drill Placement

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 69 of 92Appendix D: Bill of Materials (BOM)of HOTLink II CYV15G0

Page 67 - Figure C-2. Assembly–Top View

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 7 of 924.0 Board ArchitectureThe architecture of the board is s

Page 68 - Page 68 of 92

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 70 of 92 Table D-1. Bill of Materials for HOTLink II CYV15G0404

Page 69 - Video Demo Board

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 71 of 9243 ECJ-1VB0J225K Panasonic CAP 2.2-µF 6.3V CERAMIC X5R 0

Page 70

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 72 of 9221 ERJ-3GEY0R00V Panasonic RES ZERO-OHM 1/10W 5% 0603 SM

Page 71

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 73 of 9236 ERJ-3EKF75R0V Panasonic RES 75.0-OHM 1/16W 1% 0603 SM

Page 72

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 74 of 92Do not populate R57, R58, R126, R127,R128, R129, R138, R

Page 73

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 75 of 92Appendix E: Unpacking HOTLink II CYV15G0404DXB Video Dem

Page 74

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 76 of 92The software GUI must be installed from the resource CD

Page 75

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 77 of 92 5. Select the Start menu folder in which the HOTLink II

Page 76

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 78 of 926. Click on the check box to have the software icon inst

Page 77

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 79 of 92The HVDB icon will now be available on your Desktop and/

Page 78

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 8 of 924.2 Clocking ArchitectureThe board has multiple clocking

Page 79

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 80 of 923. “Completing the Find New Hardware Wizard” will pop up

Page 80

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 81 of 92 6. Make sure the USB cable is connected to the PC/lapto

Page 81

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 82 of 927. Select the “Cypress HOTLink II Video Demo Board” hard

Page 82

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 83 of 92• The GUI looks like the following.Board Configuration I

Page 83

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 84 of 92Click on FPGA2 (U3). This will bring up a “File Open” di

Page 84

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 85 of 92Setting ConfigurationsOnce the user has configured the d

Page 85 - Setting Configurations

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 86 of 92Appendix F: Configuring the HOTLink II CYV15G0404DXB Vid

Page 86 - SD-SDI to HD-SDI Upconversion

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 87 of 92OverviewThis appendix discusses the necessary modificati

Page 87 - FPGA (U2)

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 88 of 92Clock Rate ConversionAs part of the upconversion process

Page 88 - Board Modification

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 89 of 922.Remove resistor R205.The RXCLKA+ pin on FPGA(U2) is co

Page 89 - PLL 1 PLL 2 JP11

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 9 of 92Note. For HD-SDI transmit jitter measurements, it is reco

Page 90

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 90 of 92GUI ConfigurationConfiguration of the CYV15G0404DXB GUI

Page 91 - Page 91 of 92

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 91 of 92Figure F-6. Upconversion GUI Settings[+] Feedback

Page 92

Quad Independent ChannelHOTLink II™ CYV15G0404DXBVideo PHY Demonstration Board Page 92 of 92© Cypress Semiconductor Corporation, 2005. The informati

Commentaires sur ces manuels

Pas de commentaire