Cypress Semiconductor CY8C21234 Manuel d'utilisateur

Naviguer en ligne ou télécharger Manuel d'utilisateur pour Non Cypress Semiconductor CY8C21234. DATASHEET SEARCH SITE | WWW.ALLDATASHEET.COM Manuel d'utilisatio

  • Télécharger
  • Ajouter à mon manuel
  • Imprimer
  • Page
    / 9
  • Table des matières
  • MARQUE LIVRES
  • Noté. / 5. Basé sur avis des utilisateurs
Vue de la page 0
April 20, 2005 © Cypress Semiconductor Corp. 2004-2005 — Document No. 38-12025 Rev. *G 1
PSoC™ Mixed-Signal Array Final Data Sheet
CY8C21234, CY8C21334,
CY8C21434, CY8C21534, and CY8C21634
PSoC™ Functional Overview
The PSoC™ family consists of many Mixed-Signal Array with
On-Chip Controller devices. These devices are designed to
replace multiple traditional MCU-based system components
with one, low cost single-chip programmable component. A
PSoC device includes configurable blocks of analog and digital
logic, as well as programmable interconnect. This architecture
allows the user to create customized peripheral configurations,
to match the requirements of each individual application. Addi-
tionally, a fast CPU, Flash program memory, SRAM data mem-
ory, and configurable IO are included in a range of convenient
pinouts.
The PSoC architecture, as illustrated on the left, is comprised of
four main areas: the Core, the System Resources, the Digital
System, and the Analog System. Configurable global bus
resources allow all the device resources to be combined into a
complete custom system. Each CY8C21x34 PSoC device
includes four digital blocks and four analog blocks. Depending
on the PSoC package, up to 28 general purpose IO (GPIO) are
also included. The GPIO provide access to the global digital
and analog interconnects.
The PSoC Core
The PSoC Core is a powerful engine that supports a rich
instruction set. It encompasses SRAM for data storage, an
interrupt controller, sleep and watchdog timers, and IMO (inter-
nal main oscillator) and ILO (internal low speed oscillator). The
Features
Powerful Harvard Architecture Processor
M8C Processor Speeds to 24 MHz
Low Power at High Speed
2.4V to 5.25V Operating Voltage
Operating Voltages Down to 1.0V Using
On-Chip Switch Mode Pump (SMP)
Industrial Temperature Range: -40°C to +85°C
Advanced Peripherals (PSoC Blocks)
4 Analog Type “E” PSoC Blocks Provide:
- 2 Comparators with DAC Refs
- Single or Dual 8-Bit 28 Channel ADC
4 Digital PSoC Blocks Provide:
- 8- to 32-Bit Timers, Counters, and PWMs
- CRC and PRS Modules
- Full-Duplex UART, SPI Master or Slave
- Connectable to All GPIO Pins
Complex Peripherals by Combining Blocks
Flexible On-Chip Memory
8K Flash Program Storage 50,000 Erase/Write
Cycles
512 Bytes SRAM Data Storage
In-System Serial Programming (ISSP)
Partial Flash Updates
Flexible Protection Modes
EEPROM Emulation in Flash
Complete Development Tools
Free Development Software
(PSoC™ Designer)
Full-Featured, In-Circuit Emulator and
Programmer
Full Speed Emulation
Complex Breakpoint Structure
128K Trace Memory
Precision, Programmable Clocking
Internal ±2.5% 24/48 MHz Oscillator
Internal Oscillator for Watchdog and Sleep
Programmable Pin Configurations
25 mA Drive on All GPIO
Pull Up, Pull Down, High Z, Strong, or Open
Drain Drive Modes on All GPIO
Up to 8 Analog Inputs on GPIO
Configurable Interrupt on All GPIO
Versatile Analog Mux
Common Internal Analog Bus
Simultaneous Connection of IO Combinations
Capacitive Sensing Application Capability
Additional System Resources
I
2
C™ Master, Slave and Multi-Master to
400 kHz
Watchdog and Sleep Timers
User-Configurable Low Voltage Detection
Integrated Supervisory Circuit
On-Chip Precision Voltage Reference
DIGITAL SYSTEM
SRAM
512 Bytes
System Bus
Interrupt
Controller
Clock So urces
(Includes IMO and ILO)
Global Digital
Interconnect
Global Analog Interconnect
PSoC
CORE
CPU Core
(M8C)
SROM Flash 8K
SYSTEM RESOURCES
ANALOG SYSTEM
Analog
Re f.
Digital
Clocks
I2C
POR and LVD
System Resets
Int er nal
Voltage
Ref .
Sw itch
Mode
Pump
Por t 1 Por t 0
Sleep and
Watchdog
Analog
Mux
Port 3 Por t 2
Analog
PSoC
Block
Array
Digital
PSoC
Block
Array
Vue de la page 0
1 2 3 4 5 6 7 8 9

Résumé du contenu

Page 1 - CY8C21234, CY8C21334

April 20, 2005 © Cypress Semiconductor Corp. 2004-2005 — Document No. 38-12025 Rev. *G 1PSoC™ Mixed-Signal Array Final Data SheetCY8C21234, CY8C21334

Page 2 - PSoC Device Characteristics

April 20, 2005 Document No. 38-12025 Rev. *G 3CY8C21x34 Final Data Sheet PSoC™ Overview Analog System Block DiagramThe Analog Multiplexer SystemThe An

Page 3 - 1.1.4 32-Pin Part Pinout

April 20, 2005 Document No. 38-12025 Rev. *G 11CY8C21x34 Final Data Sheet 1. Pin Information1.1.4 32-Pin Part Pinout Table 1-4. 32-Pin Part Pinout (M

Page 4 - 4. Packaging Information

April 20, 2005 Document No. 38-12025 Rev. *G 304. Packaging InformationThis chapter illustrates the packaging specifications for the CY8C21x34 PSoC de

Page 5 - 51-85079 - *C

April 20, 2005 Document No. 38-12025 Rev. *G 31CY8C21x34 Final Data Sheet 4. Packaging InformationFigure 4-2. 20-Lead (210-MIL) SSOPFigure 4-3. 28-Le

Page 6 - 4.2 Thermal Impedances

April 20, 2005 Document No. 38-12025 Rev. *G 32CY8C21x34 Final Data Sheet 4. Packaging InformationFigure 4-4. 32-Lead (5x5 mm) MLFImportant Note For

Page 7

April 20, 2005 Document No. 38-12025 Rev. *G 33CY8C21x34 Final Data Sheet 4. Packaging Information4.3 Solder Reflow Peak TemperatureFollowing is the

Page 8 - 5. Ordering Information

April 20, 2005 Document No. 38-12025 Rev. *G 345. Ordering InformationThe following table lists the CY8C21x34 PSoC device’s key package features and o

Page 9 - 6.1 Revision History

April 20, 2005 © Cypress Semiconductor Corp. 2004-2005 — Document No. 38-12025 Rev. *G 356. Sales and Service InformationTo obtain information about C

Commentaires sur ces manuels

Pas de commentaire