Cypress Semiconductor enCoRe CY7C601xx Guide de l'utilisateur Page 20

  • Télécharger
  • Ajouter à mon manuel
  • Imprimer
  • Page
    / 62
  • Table des matières
  • MARQUE LIVRES
  • Noté. / 5. Basé sur avis des utilisateurs
Vue de la page 19
CY7C601xx
CY7C602xx
Document 38-16016 Rev. *C Page 20 of 62
On the CY7C601xx, the external oscillator can be sourced by
the crystal oscillator or when the crystal oscillator is disabled it
is sourced directly from the CLKIN pin. The external crystal
oscillator is fed through the EFTB block, which can optionally
be bypassed.
CPU Clock
The CPU clock, CPUCLK, can be sourced from the external
crystal oscillator, the Internal 24 MHz Oscillator, or the Internal
32 kHz Low-power Oscillator. The selected clock source can
optionally be divided by 2
n-1
where n is 0–7 (see Table 33).
When it is not being used by the external crystal oscillator, the
CLKOUT pin can be driven from one of many sources. This is
used for test and can also be used in some applications. The
sources that can drive the CLKOUT are:
CLKIN after the optional EFTB filter
Internal 24 MHz Oscillator
Internal 32 kHz Oscillator
CPUCLK after the programmable divider
Figure 5. CPU Clock Block Diagram
SCALE
(divide by 2
n,
n = 0-5,7)
MUX
CLK_EXT
CLK_24MHz
CPUCLK
SEL
CLK_CPU
Doubler CLK_HS
LP OSC
32-KHz
CLK_32KHz
XTAL OSC
1-24MHz
CY7C601xx only
MUX
Crystal Oscillator Disabled
XOSC
SEL
EN
CLK_EXTEFTB
P0.0
CLKIN
P0.1
CLKOUT
CY7C601xx
only
Vue de la page 19
1 2 ... 15 16 17 18 19 20 21 22 23 24 25 ... 61 62

Commentaires sur ces manuels

Pas de commentaire