
7.1.1.8 ii_quxiote_pmc_j4
Supported Platforms: Quixote
Description:
This component is a simple port for the PMC J4 connections that is easily customized and is used
for production test. It is a simple pair of registers for the input an output.
The 64 PMC J4 pins are connected to an input register and are captured in the register on rising
edge of the system clock (clk). The output register, 32-bits wide, may be written to on rising edge
of the system clock (clk) when pmc_j4_wr is true.
Innovative Integration FrameWork Logic User Guide 93
Illustration 64: ii_quixote_pmc_j4 Block Diagram
Commentaires sur ces manuels